Hardware Design Engineer
Supermicro | |
$90,000 - $105,000
| |
United States, California, San Jose | |
980 Rock Avenue (Show on map) | |
Oct 21, 2026 | |
|
Job Req ID: 30323 About Supermicro:
Supermicro is a Top Tier provider of advanced server, storage, and networking solutions for Data Center, Cloud Computing, Enterprise IT, Hadoop/ Big Data, Hyperscale, HPC and IoT/Embedded customers worldwide. We are the #5 fastest growing company among the Silicon Valley Top 50 technology firms. Our unprecedented global expansion has provided us with the opportunity to offer a large number of new positions to the technology community. We seek talented, passionate, and committed engineers, technologists, and business leaders to join us. Job Summary:
As a global leader in networking solution innovation, Super Micro Computer's mission is to develop and provide the market with end-to end computing solution and high performance networking products. We have an immediate need for a Hardware Design Engineer to join our talented and bright design team. The candidate will play a key role in the development process of in-house server motherboards, by working collaboratively with cross-functional engineering team as well as outside partners to ensure the robust design of the boards. The candidate must be self-motivated and possess a strong will to do great things, with a result-driven mindset to develop the most competitive and endurance board products. Essential Duties and Responsibilities:
Includes the following essential duties and responsibilities (other duties may also be assigned): Includes the following essential duties and responsibilities (other duties may also be assigned): * Responsible for the architecture, RTL coding (SystemVerilog/Verilog), simulation, synthesis, and verification of FPGA/CPLD logic for server platforms and subsystems. * Lead and participate in defining system-level hardware requirements, functional specifications, and board-level architecture in collaboration with cross-functional teams (Hardware, Firmware, and BMC). * Design and implement server management logic, including power sequencing, reset control, and interface protocols (e.g., I2C, SMBus, SPI, eSPI, PCIe). * Perform hardware bring-up, lab debugging using logic analyzers/oscillators, and failure analysis for NPI (New Product Introduction) and mass production support. * Maintain, document, and optimize existing FPGA/CPLD IP cores and codebases to ensure high reliability and maintainability. Qualifications:
* Bachelor's degree in Electrical/Computer Engineering or Computer Science is preferred; Master's degree (MS) is strongly desirable. * 1+ years of working experience in FPGA/CPLD design and verification for server or computing platform products is a plus. * Strong RTL programming skills using SystemVerilog, Verilog, or VHDL. * Hands-on experience with hardware communication protocols (e.g., I2C, SMBus, SPI, eSPI, UART, JTAG) and FPGA/CPLD architectures from Lattice, Intel (Altera), or AMD (Xilinx). * Experience with lab debugging tools (e.g., logic analyzers and oscilloscopes) for hardware bring-up. * Experience with Platform Firmware Resiliency (PFR) / Hardware Security or complex server architecture is a strong plus. Salary Range
$90,000 - $105,000 The salary offered will depend on several factors, including your location, level, education, training, specific skills, years of experience, and comparison to other employees already in this role. In addition to a comprehensive benefits package, candidates may be eligible for other forms of compensation, such as participation in bonus and equity award programs. EEO Statement
Supermicro is an Equal Opportunity Employer and embraces diversity in our employee population. It is the policy of Supermicro to provide equal opportunity to all qualified applicants and employees without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, age, disability, protected veteran status or special disabled veteran, marital status, pregnancy, genetic information, or any other legally protected status. | |
$90,000 - $105,000
Oct 21, 2026